

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/501,080	12/14/2004	Hiroshi Yoshida	042440	3317
38834 7	590 03/27/2006		EXAM	INER
	N, HATTORI, DANIEI	LUU, CHUONG A		
1250 CONNEC SUITE 700	250 CONNECTICUT AVENUE, NW		ART UNIT	PAPER NUMBER
~	N, DC 20036	2818		
			DATE MAIL ED: 03/27/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	10/501,080	YOSHIDA, HIROSHI	
Office Action Summary	Examiner	Art Unit	
	Chuong A. Luu	2818	
The MAILING DATE of this communication ap Period for Reply	opears on the cover sheet with the c	orrespondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING [In the state of th	DATE OF THIS COMMUNICATION .136(a). In no event, however, may a reply be tim d will apply and will expire SIX (6) MONTHS from tle, cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on  2a) This action is FINAL. 2b) This action is FINAL.  3) Since this application is in condition for allowed closed in accordance with the practice under	is action is non-final.  ance except for formal matters, pro		
Disposition of Claims			
4)	awn from consideration.		
Application Papers		·	
9) The specification is objected to by the Examin 10) The drawing(s) filed on is/are: a) ac Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	ccepted or b) objected to by the E e drawing(s) be held in abeyance. See ction is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119	·		
12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of:  1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureat* * See the attached detailed Office action for a list	nts have been received.  Its have been received in Application on the control of	on No ed in this National Stage	
Attachment(s)		·	
1) ☑ Notice of References Cited (PTO-892) 2) ☑ Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) ☑ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date 7/9/2004;3/9/2005.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal Pa		

Art Unit: 2818

#### **DETAILED ACTION**

#### PRIOR ART REJECTIONS

### **Statutory Basis**

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

## The Rejections

Claims 1 and 3-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shirakawa et al. (EP-0502471 A2).

Shirakawa discloses a semiconductor device with

(1) codoping two kinds of impurities consisting of oxygen (0) and carbon (C), into silicon at a concentration equal to or greater than that of at least one transition metal impurity selected from the group consisting of Co, Ni and Cu which are released from a raw material during a process of forming a silicon single crystal and mixed in said silicon crystal and Cu which is mixed in a silicon wafer during a process of printing a Cu wiring;

thermally annealing said impurity-doped silicon at a temperature ranging from 250°C to 500°C to form a transition metal - O - C complex comprising an atom of said transition metal impurity, said C and said 0, so as to precipitate said impurity complex at an interstitial position in said silicon crystal, whereby said transition metal impurity is

Art Unit: 2818

confined in said silicon crystal to prevent the ultra high-speed diffusion of said transition metal impurity and electrically deactivate deep impurity levels to be induced by said transition metal impurity (see pages 5-8);

- (3) wherein said codoping step includes codoping oxygen (0) in a natural manner and carbon (C) in an artificial manner, or both oxygen (0) and carbon (C) in an artificial manner, into a silicon melt during a silicon single crystal growth through a Czochralski crystal pulling process (see pages 9-10);
- (4) wherein said codoping step includes ion-injecting an oxygen ion and a carbon ion into a silicon wafer to codope both oxygen (0) and carbon (C) in an artificial manner, into said silicon wafer (see pages 5-8).

Shirakawa does not explicitly disclose thermally annealing said impurity-doped silicon at a temperature ranging from 250°C to 500°C. However, thermally annealing said impurity-doped silicon at a temperature ranging from 250°C to 500°C being within the range is considered to be obvious. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the thermally annealing said impurity-doped silicon at a temperature ranging from 250°C to 500°C of Shirakawa's device within the range as claimed for the purpose of providing for reduced power consumption and increase operational speed, and it also has been held that where the general conditions of a claim are disclosed in the prior ad, discovering the optimum or workable ranges involves only routine skill in the art and it is noted that the applicant does not disclose criticality in the ranges claimed. In re Aller, 105 USPQ 233 (see MPEP j 2144.05).

Art Unit: 2818

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chuong A. Luu whose telephone number is (571) 272
1902. The examiner can normally be reached on M-F (6:15-2:45).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chuong Anh Luu Patent Examiner

Shuzahle

Page 4

March 17, 2006